View LTC3547EDDB_4344613.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

FEATURES

LTC3547 Dual Monolithic 300mA Synchronous Step-Down Regulator DESCRIPTIO
The LTC(R)3547 is a dual, 2.25MHz, constant-frequency, synchronous step-down DC/DC converter in a tiny 3mm x 2mm DFN package. 100% duty cycle provides low dropout operation, extending battery life in portable systems. Low output voltages are supported with the 0.6V feedback reference voltage. Each regulator can supply 300mA continuous output current. The input voltage range is 2.5V to 5.5V, making it ideal for Li-Ion and USB powered applications. Supply current during operation is only 40A and drops to < 1A in shutdown. Automatic Burst Mode(R) operation increases efficiency at light loads, further extending battery life. An internally set 2.25MHz switching frequency allows the use of tiny surface mount inductors and capacitors. Internal soft-start reduces inrush current during startup. All outputs are internally compensated to work with ceramic capacitors. The LTC3547 is available in a low profile (0.75mm) 3mm x 2mm DFN package. The LTC3547 is also available in a fixed output voltage configuration, eliminating the need for the external feedback networks (see Table 2).
, LT, LTC and LTM are registered trademarks of Linear Technology Corporation. Burst Mode is a registered trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents, including 6580258, 5481178, 6304066, 6127815, 6498466, 6611131.

High Efficiency Dual Step-Down Outputs: Up to 96% 300mA Output Current per Channel at VIN = 3V Automatic Low Ripple Burst Mode Operation (20mVP-P) Only 40A Quiescent Current During Operation (Both Channels) 2.25MHz Constant-Frequency Operation 2.5V to 5.5V Input Voltage Range Low Dropout Operation: 100% Duty Cycle Internally Compensated for All Ceramic Capacitors Independent Internal Soft-Start for Each Channel Current Mode Operation for Excellent Line and Load Transient Response 0.6V Reference Allows Low Output Voltages Short-Circuit Protected Ultralow Shutdown Current: IQ < 1A Low Profile (0.75mm) 8-Lead 3mm x 2mm DFN Package
APPLICATIO S

Cellular Telephones Digital Still Cameras Wireless and DSL Modems PDAs/Palmtop PCs Portable Media Players
TYPICAL APPLICATIO
VIN 2.5V TO 5.5V
Dual Monolithic Buck Regulator in 8-Lead 3mm x 2mm DFN
100 90 80
RUN2 VIN RUN1 VOUT2 1.8V AT 300mA L2 4.7H 10pF LTC3547 SW2 SW1 10pF L1 4.7H VOUT1 2.5V AT 300mA
EFFICIENCY (%)
4.7F
70 60 50 40 30 20 VFB2 VIN = 2.7V VIN = 3.6V VIN = 4.2V 1 10 100 OUTPUT CURRENT (mA)
4.7F
475k
237k
GND
VFB1 150k 475k 4.7F
3547 TA01
10 0 0.1
U
U
U
Efficiency vs Output Current for VOUT = 2.5V
1
0.1 POWER LOSS (W)
0.01
0.001
0.0001 1000
3547fa
3547 TA01b
1
LTC3547 ABSOLUTE
(Note 1)
AXI U RATI GS
PACKAGE/ORDER I FOR ATIO
TOP VIEW VFB1 1 RUN1 2 VIN 3 SW1 4 9 8 VFB2 7 RUN2 6 SW2 5 GND
VIN ............................................................... -0.3V to 6V VFB1, VFB2 ......................................... -0.3V to VIN +0.3V RUN1, RUN2 ..................................... -0.3V to VIN +0.3V SW1, SW2 (DC) ................................ -0.3V to VIN +0.3V P-Channel Switch Source Current (DC) ...............500mA N-Channel Switch Sink Current (DC) ...................500mA Peak SW Sink and Source Current (Note 5) .........700mA Ambient Operating Temperature Range ... -40C to 85C Maximum Junction Temperature .......................... 125C Storage Temperature Range................... -65C to 125C
DDB PACKAGE 8-LEAD (3mm x 2mm) PLASTIC DFN TJMAX = 125C, JA = 76C/W EXPOSED PAD (PIN 9) IS GND MUST BE SOLDERED TO PCB
ORDER PART NUMBER LTC3547EDDB LTC3547EDDB-1
DDB PART MARKING LCDP LCPC
Order Options Tape and Reel: Add #TR Lead Free: Add #PBF Lead Free Tape and Reel: Add #TRPBF Lead Free Part Marking: http://www.linear.com/leadfree/ Consult LTC Marketing for parts specified with wider operating temperature ranges.
ELECTRICAL CHARACTERISTICS
SYMBOL VIN VUV IFB VFBREG1 PARAMETER VIN Operating Voltage VIN Undervoltage Lockout Feedback Pin Input Current Regulated Feedback Voltage (VFB1)
The denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25C. VIN = 3.6V, unless otherwise noted.
CONDITIONS
MIN 2.5

TYP 2.0 3
MAX 5.5 2.5 30 6 0.610 0.612 1.830 1.836 0.610 0.612 1.220 1.224 0.5
UNITS V V nA A V V V V V V V V %/V %
VIN Low to High LTC3547, VFB = VFBREG LTC3547-1, VFB = VFBREG LTC3547, 0C TA 85C LTC3547, -40C TA 85C LTC3547-1, 0C TA 85C LTC3547-1, -40C TA 85C LTC3547, 0C TA 85C LTC3547, -40C TA 85C LTC3547-1, 0C TA 85C LTC3547-1, -40C TA 85C VIN = 2.5V to 5.5V ILOAD = 0mA to 300mA VFB1 = VFB2 = 0.95V x VFBREG VFB1 = VFB2 = 1.05V x VFBREG, VIN = 5.5V RUN1 = RUN2 = 0V, VIN = 5.5V VFB = 0.6V VIN = 3V, VFB < VFBREG , Duty Cycle < 35%
0.590 0.588 1.770 1.764 0.590 0.588 1.180 1.176
0.600 0.600 1.800 1.800 0.600 0.600 1.200 1.200 0.3 0.5 450 40 0.1
VFBREG2
Regulated Feedback Voltage (VFB2)
VLINEREG VLOADREG
IS
Reference Voltage Line Regulation Output Voltage Load Regulation Input DC Supply Current Active Mode (Note 3) Sleep Mode Shutdown Oscillator Frequency Peak Switch Current Limit Channel 1 (300mA) Channel 2 (300mA)
700 60 1 2.7
fOSC ILIM
1.8 400 400
2.25 550 550
3547fa
2
U
A A A MHz mA mA
W
U
U
WW
W
LTC3547 ELECTRICAL CHARACTERISTICS
SYMBOL RDS(ON) PARAMETER Channel 1 (Note 4) Top Switch On-Resistance Bottom Switch On-Resistance Channel 2 (Note 4) Top Switch On-Resistance Bottom Switch On-Resistance Switch Leakage Current Soft-Start Time RUN Threshold High RUN Leakage Current Output Ripple in Burst Mode Operation VOUT = 1.5V, COUT = 4.7F
The denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25C. VCC = 3.6V, unless otherwise noted.
CONDITIONS VIN = 3.6V, ISW = 100mA VIN = 3.6V, ISW = 100mA VIN = 3.6V, ISW = 100mA VIN = 3.6V, ISW = 100mA VIN = 5V, VRUN = 0V VFB From 10% to 90% Full-Scale

MIN
TYP 0.8 0.75 0.8 0.75 0.01
MAX 1.05 1.05 1.05 1.05 1 0.850 1.2 1
UNITS A ms V A mVP-P
ISW(LKG) tSOFTSTART VRUN IRUN VBURST
0.450 0.4
0.650 1 0.01 20
Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime. Note 2: The LTC3547E is guaranteed to meet specified performance from 0C to 85C. Specifications over the -40C and 85C operating temperature range are assured by design, characterization and correlation with statistical process controls. Note 3: Dynamic supply current is higher due to the internal gate charge being delivered at the switching frequency.
Note 4: The DFN switch on-resistance is guaranteed by correlation to wafer level measurements. Note 5: Guaranteed by long term current density limitations. Note 6: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 125C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.
TYPICAL PERFOR A CE CHARACTERISTICS
Burst Mode Operation
100 SW, AC COUPLED 5V/DIV EFFICIENCY (%) VOUT 50mV/DIV 90 80 70 60 50
3547 G01
SUPPLY CURRENT (A)
IL 50mA/DIV
2.5s/DIV VIN = 3.6V VOUT = 1.8V ILOAD = 20mA
UW
Efficiency vs Input Voltage
VOUT = 1.8V 60 55 50 45
Supply Current vs Temperature
RUN1 = RUN2 = VIN ILOAD = 0A
VIN = 5.5V 40 35 30 25 VIN = 2.7V
40 30 2.5
IOUT = 0.1mA IOUT = 1mA IOUT = 10mA IOUT = 100mA IOUT = 300mA 3 3.5 4.5 4 VIN (V) 5 5.5
3547 G02
20 -50
-25
50 25 0 TEMPERATURE (C)
75
100
3547 G03
3547fa
3
LTC3547 TYPICAL PERFOR A CE CHARACTERISTICS
Oscillator Frequency vs Temperature
2.6 2.5 LEAKAGE CURRENT (nA) LEAKAGE CURRENT (pA) 2.4 FREQUENCY (MHz) 2.3 2.2 2.1 2.0 1.9 1.8 - 50 - 25 0 50 75 25 TEMPERATURE (C) 100 125 0 - 50 - 25 0 VIN = 4.2V VIN = 3.6V VIN = 2.7V 40 400 50
Reference Voltage vs Temperature
612 608 604 RDS(ON) () VFB (mV) 600 596 592 588 - 50 1.0
RDS(ON) ()
- 25
50 25 TEMPERATURE (C)
0
Efficiency vs Load Current
100 90 80 70 EFFICIENCY (%) EFFICIENCY (%) 60 50 40 30 20 10 0 0.1 VIN = 2.7V VIN = 3.6V VIN = 4.2V 1 10 100 OUTPUT CURRENT (mA) 1000
3547 G10
VOUT = 1.2V
EFFICIENCY (%)
4
UW
75
Switch Leakage vs Temperature
500
Switch Leakage vs Input Voltage
30
300 SYNCHRONOUS SWITCH 200
20
SYNCHRONOUS SWITCH MAIN SWITCH
10
100 MAIN SWITCH 100 125 0 2.5 3 3.5 4.5 4 VIN (V) 5 5.5 6
50 75 25 TEMPERATURE (C)
3547 G04
3547 G05
3547 G06
RDS(ON) vs Input Voltage
1.3 MAIN SWITCH 0.9 1.1 0.8 0.7 0.6 0.5 0.5 100
3547 G07
RDS(ON) vs Temperature
1.2 VIN = 2.7V
1.0 0.9 0.8 0.7 0.6 SYNCHRONOUS SWITCH
VIN = 3.6V
VIN = 4.2V 0
0.4 2.5
3
3.5
4.5 4 VIN (V)
5
5.5
6
0.4 - 50 - 25
MAIN SWITCH SYNCHRONOUS SWITCH 100 125
50 75 25 TEMPERATURE (C)
3547 G08
3547 G09
Efficiency vs Load Current
100 90 80 70 60 50 40 30 20 10 0 0.1 VIN = 2.7V VIN = 3.6V VIN = 4.2V 10 100 1 OUTPUT CURRENT (mA) 1000
3547 G11
Efficiency vs Load Current
100 90 80 70 60 50 40 30 20 10 0 0.1 VIN = 2.7V VIN = 3.6V VIN = 4.2V 1 10 100 OUTPUT CURRENT (mA) 1000
3547 G12
VOUT = 1.8V
VOUT = 2.5V
3547fa
LTC3547 TYPICAL PERFOR A CE CHARACTERISTICS
Load Regulation
1.2 1.O 0.8 0.6 0.4 0.2 0 -0.2 0 50 100 150 200 250 LOAD CURRENT (mA) 300 350 -0.4 -0.6 2.5 Burst Mode OPERATION VOUT = 1.2V VOUT = 1.8V VOUT = 2.5V VIN = 3.6V 0.6 0.4 VOUT ERROR (%) 0.2 0 -0.2
VOUT ERROR (%)
Start-Up From Shutdown
RUN 2V/DIV VOUT 1V/DIV RUN 2V/DIV VOUT 1V/DIV
IL 100mA/DIV
3547 G15
250s/DIV VIN = 3.6V VOUT = 1.8V ILOAD = 0A VIN = 3.6V VOUT = 1.8V ILOAD = 300mA
Load Step
VOUT, AC COUPLED 100mV/DIV VOUT, AC COUPLED 100mV/DIV
IL 200mA/DIV ILOAD 200mA/DIV
3547 G18
10s/DIV VIN = 3.6V VOUT = 1.8V ILOAD = 20mA TO 300mA
UW
Line Regulation
VOUT = 1.8V ILOAD = 100mA
3
3.5
4 VIN (V)
4.5
5
5.5
3547 G14
3547 G13
Start-Up From Shutdown
VOUT, AC COUPLED 100mV/DIV
Load Step
IL 200mA/DIV ILOAD 200mA/DIV
3547 G16 3547 G17
IL 200mA/DIV 200s/DIV
10s/DIV VIN = 3.6V VOUT = 1.8V ILOAD = 0mA TO 300mA
Load Step
IL 200mA/DIV ILOAD 200mA/DIV
3547 G19
10s/DIV VIN = 3.6V VOUT = 1.8V ILOAD = 50mA TO 300mA
3547fa
5
LTC3547 PI FU CTIO S
VFB1 (Pin 1): Regulator 1 Output Feedback. Receives the feedback voltage from the external resistor divider across the regulator 1 output. Nominal voltage for this pin is 0.6V. RUN1 (Pin 2): Regulator 1 Enable. Forcing this pin to VIN enables regulator 1, while forcing it to GND causes regulator 1 to shut down. VIN (Pin 3): Main Power Supply. Must be closely decoupled to GND. SW1 (Pin 4): Regulator 1 Switch Node Connection to the Inductor. This pin swings from VIN to GND. GND (Pin 5): Ground. Connect to the (-) terminal of COUT, and the (-) terminal of CIN. SW2 (Pin 6): Regulator 2 Switch Node Connection to the Inductor. This pin swings from VIN to GND. RUN2 (Pin 7): Regulator 2 Enable. Forcing this pin to VIN enables regulator 2, while forcing it to GND causes regulator 2 to shut down. VFB2 (Pin 8): Regulator 2 Output Feedback. Receives the feedback voltage from the external resistor divider across the regulator 2 output. Nominal voltage for this pin is 0.6V. Exposed Pad (Pin 9): Electrically Connected to GND. Must be soldered to the PCB for optimum thermal performance.
FUNCTIONAL DIAGRAM
REGULATOR 1 BURST CLAMP SLOPE COMP 3 VIN
VFB1
1
IRCMP SHUTDOWN
RUN1 RUN2
2 0.6V REF 7 OSC OSC
SLEEP2
SLEEP1
VFB2
8
REGULATOR 2 (IDENTICAL TO REGULATOR 1)
3547 FD
6
-
+
U
U
U
-
EA 0.6V
-
ITH VSLEEP SLEEP
-
ICOMP
+
5
+
+
BURST S Q RS LATCH R Q SWITCHING LOGIC AND BLANKING CIRCUIT
SOFT-START
ANTI SHOOTTHRU 4 SW1
5 GND
6 SW2
3547fa
LTC3547 OPERATIO
The LTC3547 uses a constant-frequency current mode architecture. The operating frequency is set at 2.25MHz. Both channels share the same clock and run in-phase. The output voltage is set by an external resistor divider returned to the VFB pins. An error amplifier compares the divided output voltage with a reference voltage of 0.6V and regulates the peak inductor current accordingly. Main Control Loop During normal operation, the top power switch (P-channel MOSFET) is turned on at the beginning of a clock cycle when the VFB voltage is below the reference voltage. The current into the inductor and the load increases until the peak inductor current (controlled by ITH) is reached. The RS latch turns off the synchronous switch and energy stored in the inductor is discharged through the bottom switch (N-channel MOSFET) into the load until the next clock cycle begins, or until the inductor current begins to reverse (sensed by the IRCMP comparator). The peak inductor current is controlled by the internally compensated ITH voltage, which is the output of the error amplifier. This amplifier regulates the VFB pin to the internal 0.6V reference by adjusting the peak inductor current accordingly. Burst Mode Operation To optimize efficiency, the LTC3547 automatically switches from continuous operation to Burst Mode operation when the load current is relatively light. During Burst Mode operation, the peak inductor current (as set by ITH) remains fixed at approximately 60mA and the PMOS switch operates intermittently based on load demand. By running cycles periodically, the switching losses are minimized. The duration of each burst event can range from a few cycles at light load to almost continuous cycling with short sleep intervals at moderate loads. During the sleep intervals, the load current is being supplied solely from the output capacitor. As the output voltage droops, the error amplifier output rises above the sleep threshold, signaling the burst comparator to trip and turn the top MOSFET on. This cycle repeats at a rate that is dependent on load demand.
U
(Refer to Functional Diagram )
Dropout Operation When the input supply voltage decreases toward the output voltage the duty cycle increases to 100%, which is the dropout condition. In dropout, the PMOS switch is turned on continuously with the output voltage being equal to the input voltage minus the voltage drops across the internal P-channel MOSFET and the inductor. An important design consideration is that the RDS(ON) of the P-channel switch increases with decreasing input supply voltage (see Typical Performance Characteristics). Therefore, the user should calculate the worst-case power dissipation when the LTC3547 is used at 100% duty cycle with low input voltage (see Thermal Considerations in the Applications Information Section). Soft-Start In order to minimize the inrush current on the input bypass capacitor, the LTC3547 slowly ramps up the output voltage during start-up. Whenever the RUN1 or RUN2 pin is pulled high, the corresponding output will ramp from zero to full-scale over a time period of approximately 650s. This prevents the LTC3547 from having to quickly charge the output capacitor and thus supplying an excessive amount of instantaneous current. Short-Circuit Protection When either regulator output is shorted to ground, the corresponding internal N-channel switch is forced on for a longer time period for each cycle in order to allow the inductor to discharge, thus preventing current runaway. This technique has the effect of decreasing switching frequency. Once the short is removed, normal operation resumes and the regulator output will return to its nominal voltage.
3547fa
7
LTC3547 APPLICATIO S I FOR ATIO
A general LTC3547 application circuit is shown in Figure 1. External component selection is driven by the load requirement, and begins with the selection of the inductor L. Once the inductor is chosen, CIN and COUT can be selected. Inductor Selection Although the inductor does not influence the operating frequency, the inductor value has a direct effect on ripple current. The inductor ripple current IL decreases with higher inductance and increases with higher VIN or VOUT : V V IL = OUT * 1 - OUT fO * L VIN (1) Accepting larger values of IL allows the use of low inductances, but results in higher output voltage ripple, greater core losses, and lower output current capability. A reasonable starting point for setting ripple current is 40% of the maximum output load current. So, for a 300mA regulator, IL = 120mA (40% of 300mA). The inductor value will also have an effect on Burst Mode operation. The transition to low current operation begins when the peak inductor current falls below a level set by the internal burst clamp. Lower inductor values result in higher ripple current which causes the transition to occur at lower load currents. This causes a dip in efficiency in the upper range of low current operation. Furthermore, lower inductance values will cause the bursts to occur with increased frequency.
VIN 2.5V TO 5.5V C1 RUN2 VIN RUN1 L2 VOUT2 CF2 LTC3547 SW2 SW1 L1 CF1 VOUT1
COUT2
R4
Figure 1. LTC3547 General Schematic
3547fa
8
U
Inductor Core Selection Different core materials and shapes will change the size/current and price/current relationship of an inductor. Toroid or shielded pot cores in ferrite or permalloy materials are small and do not radiate much energy, but generally cost more than powdered iron core inductors with similar electrical characteristics. The choice of which style inductor to use often depends more on the price vs size requirements, and any radiated field/EMI requirements, than on what the LTC3547 requires to operate. Table 1 shows some typical surface mount inductors that work well in LTC3547 applications.
Table 1. Representative Surface Mount Inductors
MANUFACTURER Taiyo Yuden PART NUMBER CB2016T2R2M CB2012T2R2M CB2016T3R3M ELT5KT4R7M CDRH2D18/LD LQH32CN4R7M23 NR30102R2M NR30104R7M FDKMIPF2520D FDKMIPF2520D FDKMIPF2520D VLF3010AT4R7MR70 VLF3010AT3R3MR87 VLF3010AT2R2M1RD MAX DC VALUE CURRENT 2.2H 2.2H 3.3H 4.7H 4.7H 4.7H 2.2H 4.7H 4.7H 3.3H 2.2H 4.7H 3.3H 2.2H 510mA 530mA 410mA 950mA 630mA 450mA 1100mA 750mA 1100mA 1200mA 1300mA 700mA 870mA 1000mA DCR HEIGHT 0.13 1.6mm 0.33 1.25mm 0.27 1.6mm 0.2 0.086 0.2 0.1 0.19 0.11 0.1 0.08 0.24 0.17 0.12 1.2mm 2mm 2mm 1mm 1mm 1mm 1mm 1mm 1mm 1mm 1mm Panasonic Sumida Murata Taiyo Yuden FDK TDK
VFB2 R3 GND VFB1 R1 R2 COUT1
3547 F01
W
U
U
LTC3547 APPLICATIO S I FOR ATIO
Input Capacitor (CIN) Selection In continuous mode, the input current of the converter is a square wave with a duty cycle of approximately VOUT/VIN. To prevent large voltage transients, a low equivalent series resistance (ESR) input capacitor sized for the maximum RMS current must be used. The maximum RMS capacitor current is given by: VOUT ( VIN - VOUT ) VIN
IRMS IMAX
Where the maximum average output current IMAX equals the peak current minus half the peak-to-peak ripple current, IMAX = ILIM - IL/2. This formula has a maximum at VIN = 2VOUT, where IRMS = IOUT/2. This simple worst-case is commonly used to design because even significant deviations do not offer much relief. Note that capacitor manufacturer's ripple current ratings are often based on only 2000 hours lifetime. This makes it advisable to further derate the capacitor, or choose a capacitor rated at a higher temperature than required. Several capacitors may also be paralleled to meet the size or height requirements of the design. An additional 0.1F to 1F ceramic capacitor is also recommended on VIN for high frequency decoupling when not using an all-ceramic capacitor solution. Output Capacitor (COUT) Selection The selection of COUT is driven by the required effective series resistance (ESR). Typically, once the ESR requirement for COUT has been met, the RMS current rating generally far exceeds the IRIPPLE(P-P) requirement. The output ripple VOUT is determined by: 1 VOUT IL ESR + 8 fCOUT
U
where f = operating frequency, COUT = output capacitance and IL = ripple current in the inductor. For a fixed output voltage, the output ripple is highest at maximum input voltage since IL increases with input voltage. If tantalum capacitors are used, it is critical that the capacitors are surge tested for use in switching power supplies. An excellent choice is the AVX TPS series of surface mount tantalum. These are specially constructed and tested for low ESR so they give the lowest ESR for a given volume. Other capacitor types include Sanyo POSCAP, Kemet T510 and T495 series, and Sprague 593D and 595D series. Consult the manufacturer for other specific recommendations. Using Ceramic Input and Output Capacitors Higher values, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. Because the LTC3547 control loop does not depend on the output capacitor's ESR for stable operation, ceramic capacitors can be used freely to achieve very low output ripple and small circuit size. However, care must be taken when ceramic capacitors are used at the input. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input, VIN. At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at VIN, large enough to damage the part. For more information, see Application Note 88. When choosing the input and output ceramic capacitors, choose the X5R or X7R dielectric formulations. These dielectrics have the best temperature and voltage characteristics of all the ceramics for a given value and size. (2) (3)
3547fa
W
U
U
9
LTC3547 APPLICATIO S I FOR ATIO
Setting the Output Voltage The LTC3547 regulates the VFB1 and VFB2 pins to 0.6V during regulation. Thus, the output voltage is set by a resistive divider according to the following formula: R2 VOUT = 0 . 6 V 1 + R1 (4) Keeping the current small (< 5A) in these resistors maximizes efficiency, but making it too small may allow stray capacitance to cause noise problems or reduce the phase margin of the error amp loop. To improve the frequency response of the main control loop, a feedback capacitor (CF) may also be used. Great care should be taken to route the VFB line away from noise sources, such as the inductor or the SW line. Fixed output versions of the LTC3547 (e.g. LTC3547-1) include an internal resistive divider, eliminating the need for external resistors. The resistor divider is chosen such that the VFB input current is 3A. For these versions the VFB pin should be connected directly to VOUT. Table 2 lists the fixed output voltages available for the LTC35476-1.
Table 2. Fixed Output Voltage Versions
PART NUMBER LTC3547 LTC3547-1 VOUT1 Adjustable 1.8V VOUT2 Adjustable 1.2V
Checking Transient Response The regulator loop response can be checked by looking at the load transient response. Switching regulators take several cycles to respond to a step in load current. When
10
U
a load step occurs, VOUT immediately shifts by an amount equal to ILOAD * ESR, where ESR is the effective series resistance of COUT. ILOAD also begins to charge or discharge COUT generating a feedback error signal used by the regulator to return VOUT to its steady-state value. During this recovery time, VOUT can be monitored for overshoot or ringing that would indicate a stability problem. The initial output voltage step may not be within the bandwidth of the feedback loop, so the standard second-order overshoot/DC ratio cannot be used to determine the phase margin. In addition, feedback capacitors (CF1 and CF2) can be added to improve the high frequency response, as shown in Figure 1. Capacitor CF provides phase lead by creating a high frequency zero with R2 which improves the phase margin. The output voltage settling behavior is related to the stability of the closed-loop system and will demonstrate the actual overall supply performance. For a detailed explanation of optimizing the compensation components, including a review of control loop theory, refer to Application Note 76. In some applications, a more severe transient can be caused by switching in loads with large (>1F) input capacitors. The discharged input capacitors are effectively put in parallel with COUT, causing a rapid drop in VOUT. No regulator can deliver enough current to prevent this problem if the switch connecting the load has low resistance and is driven quickly. The solution is to limit the turn-on speed of the load switch driver. A Hot SwapTM controller is designed specifically for this purpose and usually incorporates current limiting, short-circuit protection, and soft-starting.
Hot Swap is a trademark of Linear Technology Corporation.
3547fa
W
U
U
LTC3547 APPLICATIO S I FOR ATIO
Efficiency Considerations The percent efficiency of a switching regulator is equal to the output power divided by the input power times 100%. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Percent efficiency can be expressed as: % Efficiency = 100% - (L1 + L2 + L3 + ...) where L1, L2, etc., are the individual losses as a percentage of input power. Although all dissipative elements in the circuit produce losses, four sources usually account for the losses in LTC3547 circuits: 1) VIN quiescent current, 2) switching losses, 3) I2R losses, 4) other system losses. 1) The VIN current is the DC supply current given in the Electrical Characteristics which excludes MOSFET driver and control currents. VIN current results in a small (<0.1%) loss that increases with VIN, even at no load. 2) The switching current is the sum of the MOSFET driver and control currents. The MOSFET driver current results from switching the gate capacitance of the power MOSFETs. Each time a MOSFET gate is switched from low to high to low again, a packet of charge dQ moves from VIN to ground. The resulting dQ/dt is a current out of VIN that is typically much larger than the DC bias current. In continuous mode, IGATECHG = fO(QT + QB), where QT and QB are the gate charges of the internal top and
U
bottom MOSFET switches. The gate charge losses are proportional to VIN and thus their effects will be more pronounced at higher supply voltages. 3) I2R losses are calculated from the DC resistances of the internal switches, RSW, and external inductor, RL. In continuous mode, the average output current flows through inductor L, but is "chopped" between the internal top and bottom switches. Thus, the series resistance looking into the SW pin is a function of both top and bottom MOSFET RDS(ON) and the duty cycle (DC) as follows: RSW = (RDS(ON)TOP) * (DC) + (RDS(ON)BOT) * (1- DC) (5) The RDS(ON) for both the top and bottom MOSFETs can be obtained from the Typical Performance Characteristics curves. Thus, to obtain I2R losses: I2R losses = IOUT2 * (RSW + RL) 4) Other "hidden" losses, such as copper trace and internal battery resistances, can account for additional efficiency degradations in portable systems. It is very important to include these "system" level losses in the design of a system. The internal battery and fuse resistance losses can be minimized by making sure that CIN has adequate charge storage and very low ESR at the switching frequency. Other losses, including diode conduction losses during dead-time, and inductor core losses, generally account for less than 2% total additional loss.
3547fa
W
U
U
11
LTC3547 APPLICATIO S I FOR ATIO
Thermal Considerations In a majority of applications, the LTC3547 does not dissipate much heat due to its high efficiency. In the unlikely event that the junction temperature somehow reaches approximately 150C, both power switches will be turned off and the SW node will become high impedance. The goal of the following thermal analysis is to determine whether the power dissipated causes enough temperature rise to exceed the maximum junction temperature (125C) of the part. The temperature rise is given by: TRISE = PD * JA (6) Where PD is the power dissipated by the regulator and JA is the thermal resistance from the junction of the die to the ambient temperature. The junction temperature, TJ, is given by: TJ = TRISE + TAMBIENT (7) As a worst-case example, consider the case when the LTC3547 is in dropout on both channels at an input voltage of 2.7V with a load current of 300mA and an ambient temperature of 70C. From the Typical Performance Characteristics graph of Switch Resistance, the RDS(ON) of the main switch is 0.9. Therefore, power dissipated by each channel is: PD = IOUT2 * RDS(ON) = 81mV Given that the thermal resistance of a properly soldered DFN package is approximately 76C/W, the junction temperature of an LTC3547 device operating in a 70C ambient temperature is approximately: TJ = (2 * 0.081W * 76C/W) + 70C = 82.3C which is well below the absolute maximum junction temperature of 125C.
12
U
PC Board Layout Considerations When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the LTC3547. These items are also illustrated graphically in the layout diagrams of Figures 2 and 3. Check the following in your layout: 1. Does the capacitor CIN connect to the power VIN (Pin 3) and GND (Pin 5) as closely as possible? This capacitor provides the AC current of the internal power MOSFETs and their drivers. 2. Are the respective COUT and L closely connected? The (-) plate of COUT returns current to GND and the (-) plate of CIN. 3. The resistor divider, R1 and R2, must be connected between the (+) plate of COUT1 and a ground sense line terminated near GND (Pin 5). The feedback signals VFB1 and VFB2 should be routed away from noisy components and traces, such as the SW lines (Pins 4 and 6), and their trace length should be minimized. 4. Keep sensitive components away from the SW pins if possible. The input capacitor CIN and the resistors R1, R2, R3 and R4 should be routed away from the SW traces and the inductors. 5. A ground plane is preferred, but if not available, keep the signal and power grounds segregated with small signal components returning to the GND pin at a single point. These ground traces should not share the high current path of CIN or COUT. 6. Flood all unused areas on all layers with copper. Flooding with copper will reduce the temperature rise of power components. These copper areas should be connected to VIN or GND.
3547fa
W
U
U
LTC3547 APPLICATIO S I FOR ATIO
VIN 2.5V TO 5.5V C1 RUN2 VIN RUN1 L2 VOUT2 CF2 LTC3547 SW2 SW1 CF1 L1 VOUT1
COUT2
R4
BOLD LINES INDICATE HIGH CURRENT PATHS
Figure 2. LTC3547 Layout Diagram (See Board Layout Checklist)
VIA TO GND
R1 R2
VIA TO VOUT1 CF2 VIN CIN CF2 VIA TO VIN SW2 L2
SW1 L1
VOUT1
Figure 3. LTC3547 Suggested Layout
U
VFB2 R3 GND VFB1 R1 R2 COUT1
3547 F02
W
U
U
VFB1
VFB2
R3 R4
VIA TO GND
VIA TO VOUT2
GND COUT2 COUT1
VOUT2
3547 F03
3547fa
13
LTC3547 APPLICATIO S I FOR ATIO
Design Example As a design example, consider using the LTC3547 in a portable application with a Li-Ion battery. The battery provides a VIN ranging from 2.8V to 4.2V. The load on each channel requires a maximum of 300mA in active mode and 2mA in standby mode. The output voltages are VOUT1 = 2.5V and VOUT2 = 1.8V. Start with channel 1. First, calculate the inductor value for about 40% ripple current (120mA in this example) at maximum VIN. Using a derivation of Equation 1: 2 . 5V 2 . 5V L1 = * 1- = 3 . 7 5H 2 . 25MHz * (120mA) 4 . 2V For the inductor, use the closest standard value of 4.7H. A 4.7F capacitor should be more than sufficient for this output capacitor. As for the input capacitor, a typical value of CIN = 4.7F should suffice, as the source impedance of a Li-Ion battery is very low.
VIN 2.5V TO 5.5V C1 4.7F L2 4.7H CF2, 10pF
VOUT2 1.8V AT 300mA
COUT2 4.7F
R4 562k
C1, C2, C3: TAIYO YUDEN JMK316BJ475ML
Figure 4a. Design Example Circuit
100 90 80 70 EFFICIENCY (%) 60 50 40 30 20 10 0 0.1 VIN = 2.7V VIN = 3.6V VIN = 4.2V 1 10 100 OUTPUT CURRENT (mA) 1000 EFFICIENCY (%) 100 90 80 70 60 50 40 30 20 10 0 0.1 VIN = 2.7V VIN = 3.6V VIN = 4.2V 1 10 100 OUTPUT CURRENT (mA) 1000
3547 F04b
VOUT = 1.8V
Figure 4b. Efficiency vs Output Current
3547fa
14
U
The feedback resistors program the output voltage. To maintain high efficiency at light loads, the current in these resistors should be kept small. Choosing 2A with the 0.6V feedback voltage makes R1~300k. A close standard 1% resistor is 280k. Using Equation 4: V R2 = OUT - 1 * R1 = 887k 0.6 An optional 10pF feedback capacity (CF1) may be used to improve transient response. Using the same analysis for channel 2 (VOUT2 = 1.8V), the results are: L2 = 3.81H R3 = 280k R4 = 560k Figure 4 shows the complete schematic for this example, along with the efficiency curve and transient response.
RUN2 VIN RUN1 LTC3547 SW2 SW1 CF1, 10pF L1 4.7H VOUT1 2.5V AT 300mA VFB2 R3 280k GND VFB1 R1 280k R2 887k COUT1 4.7F
3547 F04a
W
U
U
L1, L2: MURATA LQH32CN4R7M33
VOUT = 2.5V
LTC3547 APPLICATIO S I FOR ATIO
VOUT, AC COUPLED 100mV/DIV
IL 200mA/DIV ILOAD 200mA/DIV 10s/DIV VIN = 3.6V VOUT = 1.8V ILOAD = 20mA TO 300mA
Figure 4c. Transient Response
PACKAGE DESCRIPTIO
DDB Package 8-Lead Plastic DFN (3mm x 2mm)
(Reference LTC DWG # 05-08-1702 Rev B)
0.61 0.05 (2 SIDES) 0.70 0.05 2.55 0.05 1.15 0.05 PACKAGE OUTLINE 0.25 0.05 0.50 BSC 2.20 0.05 (2 SIDES) RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS PIN 1 BAR TOP MARK (SEE NOTE 6)
NOTE: 1. DRAWING CONFORMS TO VERSION (WECD-1) IN JEDEC PACKAGE OUTLINE M0-229 2. DRAWING NOT TO SCALE 3. ALL DIMENSIONS ARE IN MILLIMETERS 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE 5. EXPOSED PAD SHALL BE SOLDER PLATED 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE
Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.
U
VOUT, AC COUPLED 100mV/DIV IL 200mA/DIV ILOAD 200mA/DIV
3547 F04c
U
W
U
U
10s/DIV VIN = 3.6V VOUT = 2.5V ILOAD = 20mA TO 300mA
3.00 0.10 (2 SIDES)
R = 0.05 TYP
R = 0.115 TYP 5
0.40 0.10 8
2.00 0.10 (2 SIDES) 0.56 0.05 (2 SIDES) 0.75 0.05
0.200 REF
4 0.25 0.05 2.15 0.05 (2 SIDES)
1 0.50 BSC
PIN 1 R = 0.20 OR 0.25 x 45 CHAMFER
(DDB8) DFN 0905 REV B
0 - 0.05
BOTTOM VIEW--EXPOSED PAD
3547fa
15
LTC3547 TYPICAL APPLICATIO U
Dual 300mA Buck Converter
VIN 2.5V TO 5.5V C1 4.7F L2 4.7H CF2, 10pF RUN2 VIN RUN1 LTC3547 SW2 SW1 CF1, 10pF L1 4.7H VOUT1 2.5V AT 300mA VFB2 COUT2 4.7F R4 562k R3 280k GND VFB1 R1 280k R2 887k COUT1 4.7F
3547 TA02
VOUT2 1.8V AT 300mA
C1, C2, C3: TAIYO YUDEN JMK316BJ475ML
L1, L2: MURATA LQH32CN4R7M33
1.8V/1.2V Dual 300mA Buck Converter
VIN 2.5V TO 5.5V C1 4.7F
VOUT2 1.2V AT 300mA
L2 4.7H
RUN2 VIN RUN1 SW2 SW1
L1 4.7H
VOUT1 1.8V AT 300mA
LTC3547-1 COUT2 4.7F VFB2 GND VFB1 COUT1 4.7F
3547 TA03
C1, COUT1, COUT2: TAIYO YUDEN JMK316BJ475ML L1, L2: MURATA LQH32CN4R7M33
RELATED PARTS
PART NUMBER LTC3405/LTC3405A LTC3406/LTC3406B LTC3407/LTC3407-2 LTC3409 LTC3410/LTC3410B LTC3411 LTC3531/LTC3531-3/ LTC3531-3.3 LTC3532 LTC3548/LTC3548-1/ LTC3548-2 DESCRIPTION 300mA (IOUT), 1.5MHz, Synchronous Step-Down DC/DC Converter 600mA (IOUT), 1.5MHz, Synchronous Step-Down DC/DC Converter Dual 600mA/800mA (IOUT), 1.5MHz/2.25MHz, Synchronous Step-Down DC/DC Converter 600mA (IOUT), 1.7MHz/2.6MHz, Synchronous Step-Down DC/DC Converter 300mA (IOUT), 2.25MHz, Synchronous Step-Down DC/DC Converter 1.25A (IOUT), 4MHz, Synchronous Step-Down DC/DC Converter 200mA (IOUT), 1.5MHz, Synchronous Buck-Boost DC/DC Converter 500mA (IOUT), 2MHz, Synchronous Buck-Boost DC/DC Converter Dual 400mA and 800mA (IOUT), 2.25MHz, Synchronous Step-Down DC/DC Converter COMMENTS 95% Efficiency, VIN : 2.5V to 5.5V, VOUT = 0.8V, IQ = 20A, ISD <1A, ThinSOT TM Package 96% Efficiency, VIN : 2.5V to 5.5V, VOUT = 0.6V, IQ = 20A, ISD <1A, ThinSOT Package 95% Efficiency, VIN : 2.5V to 5.5V, VOUT = 0.6V, IQ = 40A, ISD <1A, MS10E, DFN Packages 96% Efficiency, VIN : 1.6V to 5.5V, VOUT = 0.6V, IQ = 65A, ISD <1A, DFN Package 95% Efficiency, VIN : 2.5V to 5.5V, VOUT = 0.8V, IQ = 26A, ISD <1A, SC70 Package 95% Efficiency, VIN : 2.5V to 5.5V, VOUT = 0.8V, IQ = 60A, ISD <1A, MS10, DFN Packages 95% Efficiency, VIN : 1.8V to 5.5V, VOUT: 2V to 5V, IQ = 16A, ISD <1A, ThinSOT, DFN Packages 95% Efficiency, VIN : 2.4V to 5.5V, VOUT: 2.4V to 5.25V, IQ = 35A, ISD <1A, MS10, DFN Packages 95% Efficiency, VIN : 2.5V to 5.5V, VOUT = 0.6V, IQ = 40A, ISD <1A, MS10E, DFN Packages
3547fa
ThinSOT is a trademark of Linear Technology Corporation
16 Linear Technology Corporation
(408) 432-1900 FAX: (408) 434-0507
LT 0906 REV A * PRINTED IN USA
1630 McCarthy Blvd., Milpitas, CA 95035-7417
www.linear.com
(c) LINEAR TECHNOLOGY CORPORATION 2006

▲Up To Search▲

Price & Availability of LTC3547EDDB

	To Download LTC3547EDDB Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .